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Abstract— A hardware random number generator using Jo-
sephson oscillation and a few single flux quantum (SFQ) logic 
gates is presented. The logic circuit of the random number gen-
erator consists of one toggle flip flop and one AND gate. A proto-
type random number generator is designed by logic cells based 
on a 2.5-kA/cm2 Nb/AlOx/Nb integration process. The fundamen-
tal operation at a few hundred MHz of the random number sam-
pling frequency is confirmed by numerical simulation when a 
DC/SFQ converter is used for generating trigger signals. An ad-
ditional delay line using an overdamped Josephson transmission 
line is used for increasing the timing jitter to get random num-
bers. The delay line makes it possible for the random number 
generator to operate over 1 GHz. To confirm the fundamental 
operation of the circuit, a primitive SFQ random number genera-
tor is fabricated using the AIST standard process with 2.5-
kA/cm2 Nb/AlOx/Nb junctions and the standard logic cell library. 
A random number generation based on a low-speed functional 
test is successfully confirmed. 
  
Index Terms—Josephson oscillation, Random number genera-
tion, Single flux quantum logic circuits, Superconducting inte-
grated circuits 
I. INTRODUCTION 
ANDOM number generation is often required as important 
key ideas of data processing algorithms for scientific 
software simulations, statistical analysis, cryptography, and 
other situations or fields of research. Random number genera-
tion methods are classified roughly into two categories, which 
are based on software or hardware. Hardware random number 
generators (HRNGs) are preferable for applications of high-
speed and large random number generations. There are two 
types of such HRNGs: a pseudorandom number generator and 
a true random number generator. The HRNG discussed in this 
paper is a true one, which is based on using some uncertain 
physical phenomena to get the source of random numbers. 
We have alternatively proposed the stochastic logic using 
SFQ logic circuits for the computation of a neural network [1], 
[2]. Recently, stochastic-computing using adiabatic quantum-
flux-parametron has also been proposed [3]. In the stochastic 
logic, a numeric value is converted to an occurrence probabil-
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ity of a pulse sequence. A HRNG is used for the generation of 
the stochastic pulse sequence. The usage of pseudorandom 
numbers generated by an m-sequence generator has been pro-
posed in our previous concept. The independent random num-
ber generators must be installed for each bit of digital data to 
code the data to the stochastic pulse sequence. Therefore, if 
the bit length of digital data is large, the hardware cost of 
HRNGs is also large. HRNGs with low hardware cost are ben-
eficial for the implementation of a large scale stochastic logic 
system. 
In this paper, we propose a simple HRNG using an SFQ 
pulse sequence generated by Josephson oscillation and a few 
SFQ logic gates. A comparator-based high performance 
HRNG using SFQ circuits has been already proposed [4]. This 
type of HRNG requires severe control of its bias current to 
generate random numbers with equivalent ratios of “0” and 
“1”. Our target is not such an extremely high-end HRNG with 
a generation speed of a several tens GHz, but a simple HRNG 
with low hardware costs and low technical difficulty. The op-
eration principle of the proposed HRNG is based on a relative-
ly high speed toggle signal generator compared with an acqui-
sition speed of random numbers and the timing jitter of the 
trigger to acquire the random number. Such oscillator-based 
HRNGs using semiconductor circuits have been proposed 




Fig. 1.  Basic configuration of the SFQ HRNG circuit using Josephson 




on the timing jitter of sampling signals. In the SFQ circuitry, it 
is relatively easy to design an oscillator and elements of the 
timing jitter. 
II. DESIGN OF A HARDWARE RANDOM NUMBER GENERATOR 
A. Operation principle of the SFQ HRNG using Josephson 
oscillation 
Fig. 1 shows the basic configuration of the SFQ HRNG cir-
cuit using Josephson oscillation. The logic circuit consists of 
one toggle flip flop (TFF) and one AND gate. The SFQ pulse 
sequence generated by Josephson oscillation is supplied to the 
input of the TFF and the clock input of the AND gate, of 
which the output (Q) of the TFF is connected to the input. The 
SFQ pulse sequence can be easily generated by suppling an in-
jection current to the edge of the Josephson transmission line 
(JTL) [7]. The injection current makes the junction on the 
edge of JTL an over-biased state, i.e., a voltage state. The 
voltage V across the junction can be converted to the frequen-
cy f of the SFQ pulse sequence according to the Josephson 
voltage-frequency relation, V = Φ0f , where Φ0 is the flux 
quantum (2.07 × 10-15 Wb). The sequence signal is used for a 
state transition between two internal states, which are “0” or 
“1”, of the input of the AND gate connected to the TFF output. 
If a trigger input from the other pair of the AND gate input 
lines is supplied at a timing within the continuous transition, a 
signal of “0” or “1” in response to an internal state can be ob-
tained. To get a random number from the output signal, any 
fluctuations of the trigger timing or the internal state transition 
must be introduced. We discuss in Sec. III that a timing jitter 
equal to or larger than the oscillation period of the oscillator 
may be required for generating random numbers. DC/SFQ 
converters [8] are often used as the method to introduce SFQ 
pulses into SFQ circuits. If a DC/SFQ converter is operated by 
a sine (or triangular) wave, some timing jitter of the SFQ gen-
eration occurs due to thermal noises of resistances in the cir-
cuit.  
B. Design of the HRNG with a trigger input generated by a 
DC/SFQ converter 
The SFQ circuits were designed using a cell library [9] 
based on the AIST standard process (STP2) [10] with 2.5- 
kA/cm2 Nb/AlOx/Nb junctions. The designed HRNG was 
simulated by JSIM_N, which is a stochastic simulator that in-
cludes a thermal noise source [11]. In the dynamic simulations, 
SFQ pulse sequences with the frequency of 35.4 GHz were 
supplied by injection currents to the edge of the JTLs. The pa-
rameter of this frequency is not particularly optimized; there is 
room for further consideration because some thermal fluctua-
tion of the frequency depending on the injection current is in-
cluded [12]. The TFF and AND gate in the HRNG can operate 
at this frequency without difficulty. 
III. NUMERICAL EVALUATIONS OF THE SFQ HRNG AND ITS 
PERFORMANCE 
Fig. 2 shows an example of the dynamic simulation result 
of the designed SFQ HRNG circuit. The upper trace is the in-
put current for the DC/SFQ converter. The DC/SFQ converter 
of the input trigger line is supplied a 300-MHz sine wave cur-
rent with DC offset, which is equal to the amplitude 
(0.075 mA). The SFQ pulses are generated at some currents 
near the value of 0.12 mA. The middle trace shows SFQ pulse 
voltages generated by the DC/SFQ converter. The generation 
timing of the SFQ pulses of 300 MHz has a fluctuation with a 
standard deviation of 14.7 ps estimated by numerical simula-
tions. Because the standard deviation represents a one-sided 
TABLE I 
FIPS 140-2 TEST RESULTS OF NUMERICAL SIMULATIONS OF THE SFQ HRNG 




Accepted range Test results a 
Pass low Pass high Average score Passed 
Monobit 9725 10275 9933 15/15 
Porker 2.16 46.17 18.75 15/15 
Runs 1 2315 2685 2457 15/15 
Runs 2 1114 1386 1237 15/15 
Runs 3 527 723 619 15/15 
Runs 4 240 384 319 15/15 
Runs 5 103 209 161 15/15 
Runs 6+ 103 209 162 15/15 
Long Runs 1 26 13.9 15/15 






Fig. 2. An example of the dynamic simulation result of an SFQ HRNG 
circuit using Josephson oscillation. The upper line shows the input current for 
DC/SFQ converter of the trigger input to sample random numbers. The 
frequency of the sampling signal is 300 MHz. The middle line shows the SFQ 
pulse signals on the trigger input line. The lower lines shows the SFQ output 




variation from the mean, the timing jitter is twice the standard 
deviation. This timing jitter (29.4 ps) is slightly more than the 
oscillation period of the oscillator (28.2 ps). The lowest trace 
shows the output SFQ pulses as random numbers. 
The random number bit sequences generated by the SFQ 
HRNG were evaluated by the statistical test of classical NIST 
FIPS PUBS140-2 [13]. This test suite can be executed for 
20,000 bits of a random number sequence. Although there are 
currently stricter and newer test suites, a bit sequence includ-
ing large numbers (at the Mb or Gb level) is required for such 
test suites. It is difficult for a dynamic circuit simulator to 
generate such a large random number bit sequence because it 
takes an inordinate processing time. We discuss the approxi-
mate operation performance of this proposed primitive HRNG. 
Table I shows the FIPS 140-2 test results of numerical simula-
tions of the SFQ HRNG with a trigger SFQ pulse input gener-
ated by a DC/SFQ converter. The results depend on 15 times 
simulations in total (5 times each at 301, 300, and 299 MHz). 
Although there are few trial times because of the large pro-
cessing time of the dynamic simulations, all tests were passed. 
Unfortunately, some tests were not passed near 400 MHz in 
similar tests. This may be because the timing jitter of the trig-
ger input becomes smaller than the period of the signal from 
the Josephson oscillator. The standard deviation of the timing 
of the 400-MHz SFQ pulses is estimated by numerical simula-
tions to be 11.7 ps. The standard deviation of the SFQ output 
timing of the DC/SFQ converter decreases as the frequency of 
the input current increases because the slope (sweep speed) of 
the input current is closely related to the timing jitter of the 
junction switching. From a qualitatively perspective, the 
quicker the input current passes through the vicinity of the 
threshold current, the more the timing jitter decreases, because 
the threshold has some fluctuation due to a thermal noise. To 
increase the frequency of sampling signals of random numbers, 
some other factors of the timing jitter may be needed. 
We attempted to introduce a delay line using an 
overdamped JTL, shown in Fig. 3, to yield such a timing jitter. 
Fig. 4 shows the SFQ HRNG circuit with an inserted delay 
line using the 20 sections of the overdamped JTL. The esti-
mated average delay time and its standard deviation were es-
timated to be 2.40 ns and 15.9 ps, respectively, by numerical 
simulations. A delay flip flop, shown in Fig. 4, was inserted to 
match each timing of outputs. If the delay flip flop is not in-
serted, each timing of the output signals has fluctuations in-




Fig. 3.  One section of a delay line using an overdamped JTL to yield a 
timing jitter. The circuit parameters are Ic = 0.108 mA, L = 4.41 pH, Rs = 




Fig. 4.  SFQ HRNG circuit inserted a delay line using an overdamped JTL 
in order to increase the timing jitter of trigger input line. The delay line 
includes 20 sections of the overdamped JTL shown in Fig. 3. 
TABLE II 
FIPS 140-2 TEST RESULTS OF NUMERICAL SIMULATIONS OF THE SFQ HRNG 




Accepted range Test results a 
Pass low Pass high Average score Passed 
Monobit 9725 10275 10005 15/15 
Porker 2.16 46.17 17.14 15/15 
Runs 1 2315 2685 2510 15/15 
Runs 2 1114 1386 1271 15/15 
Runs 3 527 723 617 15/15 
Runs 4 240 384 310 15/15 
Runs 5 103 209 154 15/15 
Runs 6+ 103 209 157 15/15 
Long Runs 1 26 14.0 15/15 
a The results depend on 15 times simulations in total (5 times each at 





Fig. 5.  Microphotograph of a fabricated SFQ HRNG circuit. The circuit 




the FIPS 140-2 test results of numerical simulations for this 
HRNG. The results depend on 15 times simulations in total (5 
times each at 1001, 1000, and 999 MHz). The 15 times trial 
results confirmed that all tests were passed. 
IV. IMPLEMENTATION OF THE OSCILLATOR-BASED SFQ 
HRNG AND QUALITY EVALUATION OF RANDOM NUMBERS 
A primitive oscillator-based SFQ HRNG was fabricated 
using the AIST standard process (STP2) with 2.5-kA/cm2 
Nb/AlOx/Nb junctions and the standard logic cell library men-
tioned in the previous section to confirm the basic circuit op-
erations. Fig. 5 shows a microphotograph of a fabricated SFQ 
HRNG. The circuit configuration is as same as that shown in 
Fig. 1. The SFQ pulse sequence for the oscillation of the inter-
nal state transition of the AND gate was generated by supply-
ing an injection current to an overdamped Josephson junction 
connected to the edge of the JTL. We used the overdamped 
junction to easily control the oscillation frequency as the 
change of the injection current. Trigger inputs were generated 
by a popular DC/SFQ converter. The output SFQ signals were 
measured using an SFQ/DC converter. The oscillation fre-
quency of 30.9 GHz was used for the measurement because 
the global circuit parameter deviations existed on a fabricated 
circuit. (Both the critical current density of the Josephson 
junctions and the sheet resistance were about 7% smaller than 
each of the design values.) 
Fig. 6 shows a measured low-speed test result of the SFQ 
HRNG circuit. The trigger SFQ signals for calling random 
numbers were generated at the rising slopes of the 0.5-MHz 
sine wave current for the DC/SFQ converter. However, the 
output signals as random numbers were measured by the 
SFQ/DC converter which detects SFQ pulses at the rising or 
falling edges of the pulse signals. The result shows a typical 
random number “10101111010010.” 
To verify the quality of the random numbers, a long range 
data sequence was recorded on the memory of the oscilloscope 
that was used for the measurement shown in Fig. 6. We veri-
fied 25 data sets of bit sequences for the FIPS 140-2 test suite 
because the obtained data included 500 kbit of random num-
bers. Table III shows the FIPS 140-2 test results of the meas-
ured SFQ HRNG. All of the obtained data sets passed the test 
suite. 
V. CONCLUSION 
An oscillator-based HRNG using an SFQ pulse sequence 
generated by Josephson oscillation and SFQ logic circuits is 
proposed. The primitive HRNG is designed using an SFQ 
standard logic cell library based on the AIST standard process. 
The fundamental operation at 300 MHz of the random number 
sampling frequency is confirmed by numerical simulation 
when a DC/SFQ converter is used for generating trigger sig-
nals. An additional delay line using an overdamped JTL ena-
bles the HRNG to operate over 1GHz. A designed SFQ 
HRNG with a fundamental configuration was fabricated using 
the AIST standard process with 2.5-kA/cm2 Nb/AlOx/Nb 
junctions. The generation of random numbers based on a low-
speed functional test was successfully confirmed by a low-
temperature measurement. 
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Fig. 6.  Low-temperature measurement result of a SFQ HRNG circuit. The 
input current were supplied for a DC/SFQ converter to generate the trigger 
signals. The repetition frequency of the input trigger signals is 0.5 MHz. The 
outputs of random numbers were detected by the output voltage of an 
SFQ/DC converter. 
TABLE III 




Accepted range Test results 
Pass low Pass high Average score Passed 
Monobit 9725 10275 9993 25/25 
Porker 2.16 46.17 15.44 25/25 
Runs 1 2315 2685 2498 25/25 
Runs 2 1114 1386 1246 25/25 
Runs 3 527 723 626 25/25 
Runs 4 240 384 312 25/25 
Runs 5 103 209 158 25/25 
Runs 6+ 103 209 157 25/25 
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